EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

PUBLICATION NUMBER : 59218045
PUBLICATION DATE : 08-12-84

APPLICATION DATE : 25-05-83
APPLICATION NUMBER : 58092064

APPLICANT : YAESU MUSEN CO LTD;

INVENTOR : KAMEYAMA YOSHINORI;

INT.CL. : H03L 7/18

TITLE : PLL CIRCUIT



ABSTRACT : PURPOSE: To improve the carrier noise ratio by providing a voltage controlled oscillator (VCO) where a self-running frequency is changed by a reactance element to be connected to produce an oscillating signal applied to a multi-channel.

CONSTITUTION: The VCO9 has an FET for oscillation and coils L_0~L_4 functioning as the reactance elements are provided to its gate. The other end of the coil L_0 is connected to a reference potential point and the coils L_1~L_4 are connected to terminals P_1, P_2, P_4 and P_8 via diodes 12~15. An ROM 20 is connected to terminals A_0~A_7 of a frequency dividing ratio setting circuit 8 and data buses D_1, D_2, D_4 and D_8 are connected to the terminals P_1, P_2, P_4 and P_8 of the VCO9. Moreover, the frequency dividing ratio of a programmable counter 7 provided to a feedback path is set by the frequency dividing ratio setting circut 8.